

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-289870

(43)Date of publication of application : 05.11.1993

(51)Int.CI. G06F 9/38

G06F 9/38


(21)Application number : 04-115216 (71)Applicant : NEC CORP

(22)Date of filing : 09.04.1992 (72)Inventor : NAKAMURA SAORI

(54) PARALLEL INSTRUCTION EXECUTION CONTROL SYSTEM

(57)Abstract:

PURPOSE: To easily execute the parallel execution control by providing a flag for showing the end of an instruction group in a field of an assembly instruction, and fetching and executing up to the instruction to which its flag is set at each cycle.



CONSTITUTION: When four assembly instructions, that is, 111, 113, 121 and 122 are read in, since a flag 114 is set in advance to the instruction 113, in this cycle, 111 and 113, that is, a parallel assembly instruction 11 is executed, and 121 and 122 are not executed until the next cycle. In the next cycle, since a flag is set in advance to 122, 121 and 122, that is, a parallel assembly instruction 12 is executed. In the same way, in the subsequent

cycle, parallel assembly instructions 13, 14 are executed. In this case, no flag exists in an instruction 131 because it is assumed that the parallel assembly instruction is always delimited in a branch instruction.

LEGAL STATUS

[Date of request for examination] 28.03.1996

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 2797833

[Date of registration] 03.07.1998

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office